

4 PORT RAM (USING TWO 1-PORT RAMS)

FIG. 2





FIG. 4






FIG. 5





FIG. 6 $CK = \int_{\phi_1}^{\phi_1} \int_{\phi_2}^{\phi_2} \int_{W_1}^{\phi_2} (CLOCK SIGNAL)$ $\phi c = \int_{SIGNAL}^{CLOCK} (SIGNAL)$



4 PORT RAM (USING TWO 2-PORT RAMS)

FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13





FIG. 14



8 PORT RAM (USING TWO 2-PORT RAMS)

FIG. 15




FIG. 16

INTERNAL RAM		FIRST (\$\phi\$ 1)	SECOND (<i>ϕ</i> 2)	THIRD (φ 3)
RAM 40	PORT1	AD (R1) DO (R1)	AD (W1) DI (W1)	AD (W3) DI (W3)
	PORT2	AD (R2) DO (R2)	AD (W2) DI (W2)	AD (W4) DI (W4)
RAM 41	PORT1	AD (R3) DO (R3)	AD (W1) DI (W1)	AD (W3) DI (W3)
	PORT2	AD (R4) DO (R4)	AD (W2) DI (W2)	AD (W4) DI (W4)

FIG. 17




FIG. 18

